Cadence

Optimizing PPA with RISC-V custom extensions in TWS earbuds

By Peter Cooney / August 19, 2022
Posted in

In a recent TWS market study, SAR finds that the use of RISC-V cores is increasing. The RISC-V is license free core although one has sole responsibility to make the core run without any technical issues. Fabless TWS SoC companies such as mid-to-low tier IC companies may find RISC-V cores appealing due to the cost […]

Read More

Categories

Scroll to Top